job summary: You will be part of the SOC/IP design team, driving many facets of high performance, high bandwidth designs.The tasks will include working on IP microarchitecture specification, RTL design, synthesis and SOC integration on different subsystems.Throughout the program you will be interacting with various teams, including architecture, verification and physical design, ensuring that the design is implemented and verified to the spec. locat
job summary: You will be part of the SOC/IP design team, driving many facets of high performance, high bandwidth designs.The tasks will include working on IP microarchitecture specification, RTL design, synthesis and SOC integration on different subsystems.Throughout the program you will be interacting with various teams, including architecture, verification and physical design, ensuring that the design is implemented and verified to the spec. locat
job summary: Our client is seeking a Direct Hire Manufacturing Process Engineer for their growing team. This company specializes in Semiconductor manufacturing. The primary responsibility of this project is to oversee and improve manufacturing processes. Required: - CAD and CAM experience. - Evaluating manufacturing processes and troubleshooting machinery - 2 years experience in manufacturing or industrial engineering - BS Degree in Engineering l
job summary: Our client is seeking a Direct Hire Manufacturing Process Engineer for their growing team. This company specializes in Semiconductor manufacturing. The primary responsibility of this project is to oversee and improve manufacturing processes. Required: - CAD and CAM experience. - Evaluating manufacturing processes and troubleshooting machinery - 2 years experience in manufacturing or industrial engineering - BS Degree in Engineering l
job summary: 1. Experience with Synopsys Fusion Compiler (preferred) or Synopsys Design Compiler (ok) 2. Experience working as a CAD or AE engineer, supporting Front End Silicon Design tool flows (Synthesis, CDC, RDC, lint, etc.) 3. Experience maintaining tool constraints, waivers, and TCL scripts We're committed to a diverse and inclusive workplace and strongly encourage applicants from all backgrounds and walks of life location: Mountain View, Calif
job summary: 1. Experience with Synopsys Fusion Compiler (preferred) or Synopsys Design Compiler (ok) 2. Experience working as a CAD or AE engineer, supporting Front End Silicon Design tool flows (Synthesis, CDC, RDC, lint, etc.) 3. Experience maintaining tool constraints, waivers, and TCL scripts We're committed to a diverse and inclusive workplace and strongly encourage applicants from all backgrounds and walks of life location: Mountain View, Calif
let similar jobs come to you
We will keep you updated when we have similar job postings.
Thank you for subscribing to your personalised job alerts.
It looks like you want to switch your language. This will reset your filters on your current job search.